--- /dev/null
+;***************************************************************************\r
+;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y\r
+;* \r
+;* Number :AVR000\r
+;* File Name :"m161def.inc"\r
+;* Title :Register/Bit Definitions for the ATmega161\r
+;* Date :00.12.12\r
+;* Version :\r
+;* Support telephone :+47 72 88 87 20 (ATMEL Norway)\r
+;* Support fax :+47 72 88 87 18 (ATMEL Norway)\r
+;* Support E-mail :avr@atmel.no\r
+;* Target MCU :ATmega161\r
+;*\r
+;* DESCRIPTION\r
+;* When including this file in the assembly program file, all I/O register \r
+;* names and I/O register bit names appearing in the data book can be used.\r
+;* In addition, the six registers forming the three data pointers X, Y and\r
+;* Z have been assigned names XL - ZH. Highest RAM address for Internal \r
+;* SRAM is also defined \r
+;*\r
+;* The Register names are represented by their hexadecimal address.\r
+;* \r
+;* The Register Bit names are represented by their bit number (0-7).\r
+;* \r
+;* Please observe the difference in using the bit names with instructions\r
+;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc" \r
+;* (skip if bit in register set/cleared). The following example illustrates\r
+;* this:\r
+;* \r
+;* in r16,PORTB ;read PORTB latch\r
+;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)\r
+;* out PORTB,r16 ;output to PORTB\r
+;*\r
+;* in r16,TIFR ;read the Timer Interrupt Flag Register\r
+;* sbrc r16,TOV0 ;test the overflow flag (use bit#)\r
+;* rjmp TOV0_is_set ;jump if set\r
+;* ... ;otherwise do something else\r
+;***************************************************************************\r
+\r
+;***** Specify Device\r
+.device ATmega161\r
+\r
+;***** I/O Register Definitions\r
+.equ SREG =$3f\r
+.equ SPH =$3e\r
+.equ SPL =$3d\r
+.equ GIMSK =$3b\r
+.equ GIFR =$3a\r
+.equ TIMSK =$39\r
+.equ TIFR =$38\r
+.equ SPMCR =$37\r
+.equ EMCUCR =$36\r
+.equ MCUCR =$35\r
+.equ MCUSR =$34\r
+.equ TCCR0 =$33\r
+.equ TCNT0 =$32\r
+.equ OCR0 =$31\r
+.equ SFIOR =$30\r
+.equ TCCR1A =$2f\r
+.equ TCCR1B =$2e\r
+.equ TCNT1H =$2d\r
+.equ TCNT1L =$2c\r
+.equ OCR1AH =$2b\r
+.equ OCR1AL =$2a\r
+.equ OCR1BH =$29\r
+.equ OCR1BL =$28\r
+.equ TCCR2 =$27\r
+.equ ASSR =$26\r
+.equ ICR1H =$25\r
+.equ ICR1L =$24\r
+.equ TCNT2 =$23\r
+.equ OCR2 =$22\r
+.equ WDTCR =$21\r
+.equ UBRRHI =$20\r
+.equ EEARH =$1f\r
+.equ EEARL =$1e\r
+.equ EEDR =$1d\r
+.equ EECR =$1c\r
+.equ PORTA =$1b\r
+.equ DDRA =$1a\r
+.equ PINA =$19\r
+.equ PORTB =$18\r
+.equ DDRB =$17\r
+.equ PINB =$16\r
+.equ PORTC =$15\r
+.equ DDRC =$14\r
+.equ PINC =$13\r
+.equ PORTD =$12\r
+.equ DDRD =$11\r
+.equ PIND =$10\r
+.equ SPDR =$0f\r
+.equ SPSR =$0e\r
+.equ SPCR =$0d\r
+.equ UDR0 =$0c\r
+.equ UDR =$0c ;for compatibility with s8515\r
+.equ UCSR0A =$0b\r
+.equ USR =$0b ;for compatibility with s8515\r
+.equ UCSR0B =$0a\r
+.equ UCR =$0a ;for compatibility with s8515\r
+.equ UBRR0 =$09\r
+.equ UBRR =$09 ;for compatibility with s8515\r
+.equ ACSR =$08\r
+.equ PORTE =$07\r
+.equ DDRE =$06\r
+.equ PINE =$05\r
+.equ UDR1 =$03\r
+.equ UCSR1A =$02\r
+.equ UCSR1B =$01\r
+.equ UBRR1 =$00\r
+\r
+\r
+;***** Bit Definitions\r
+\r
+;GIMSK\r
+.equ INT1 =7\r
+.equ INT0 =6\r
+.equ INT2 =5\r
+\r
+;GIFR\r
+.equ INTF1 =7\r
+.equ INTF0 =6\r
+.equ INTF2 =5\r
+\r
+;TIMSK\r
+.equ TOIE1 =7\r
+.equ OCIE1A =6\r
+.equ OCIE1B =5\r
+.equ TOIE2 =4\r
+.equ TICIE1 =3\r
+.equ OCIE2 =2\r
+.equ TOIE0 =1\r
+.equ OCIE0 =0\r
+\r
+;TIFR\r
+.equ TOV1 =7\r
+.equ OCF1A =6\r
+.equ OCF1B =5\r
+.equ TOV2 =4\r
+.equ ICF1 =3\r
+.equ OCF2 =2\r
+.equ TOV0 =1\r
+.equ OCF0 =0\r
+\r
+;SPMCR\r
+.equ BLBSET =3\r
+.equ PGWRT =2\r
+.equ PGERS =1\r
+.equ SPMEN =0\r
+\r
+;EMCUCR\r
+.equ SM0 =7\r
+.equ SRL2 =6\r
+.equ SRL1 =5\r
+.equ SRL0 =4\r
+.equ SRW01 =3\r
+.equ SRW00 =2\r
+.equ SRW11 =1\r
+.equ ISC2 =0\r
+\r
+;MCUCR\r
+.equ SRE =7\r
+.equ SRW =6 ;for compatibility with s8515\r
+.equ SRW10 =6\r
+.equ SE =5\r
+.equ SM =4 ;for compatibility with s8515\r
+.equ SM1 =4\r
+.equ ISC11 =3\r
+.equ ISC10 =2\r
+.equ ISC01 =1\r
+.equ ISC00 =0\r
+\r
+;TCCR0\r
+.equ FOC0 =7\r
+.equ PWM0 =6\r
+.equ COM01 =5\r
+.equ COM00 =4\r
+.equ CTC0 =3\r
+.equ CS02 =2\r
+.equ CS01 =1\r
+.equ CS00 =0\r
+\r
+;SFIOR\r
+.equ PSR10 =0\r
+.equ PSR2 =1\r
+\r
+;TCCR1A\r
+.equ COM1A1 =7\r
+.equ COM1A0 =6\r
+.equ COM1B1 =5\r
+.equ COM1B0 =4\r
+.equ FOC1A =3\r
+.equ FOC1B =2\r
+.equ PWM11 =1\r
+.equ PWM10 =0\r
+\r
+;TCCR1B\r
+.equ ICNC1 =7\r
+.equ ICES1 =6\r
+.equ CTC1 =3\r
+.equ CS12 =2\r
+.equ CS11 =1\r
+.equ CS10 =0\r
+\r
+;TCCR2\r
+.equ FOC2 =7\r
+.equ PWM2 =6\r
+.equ COM21 =5\r
+.equ COM20 =4\r
+.equ CTC2 =3\r
+.equ CS22 =2\r
+.equ CS21 =1\r
+.equ CS20 =0\r
+\r
+;ASSR\r
+.equ AS2 =3\r
+.equ TCN2UB =2\r
+.equ OCR2UB =1\r
+.equ TCR2UB =0\r
+\r
+;WDTCR\r
+.equ WDDE =4 \r
+.equ WDE =3\r
+.equ WDP2 =2\r
+.equ WDP1 =1\r
+.equ WDP0 =0\r
+\r
+;EECR\r
+.equ EERIE =3\r
+.equ EEMWE =2\r
+.equ EEWE =1\r
+.equ EERE =0\r
+\r
+;PORTA\r
+.equ PA7 =7\r
+.equ PA6 =6\r
+.equ PA5 =5\r
+.equ PA4 =4\r
+.equ PA3 =3\r
+.equ PA2 =2\r
+.equ PA1 =1\r
+.equ PA0 =0\r
+\r
+;DDRA\r
+.equ DDA7 =7\r
+.equ DDA6 =6\r
+.equ DDA5 =5\r
+.equ DDA4 =4\r
+.equ DDA3 =3\r
+.equ DDA2 =2\r
+.equ DDA1 =1\r
+.equ DDA0 =0\r
+\r
+;PINA\r
+.equ PINA7 =7\r
+.equ PINA6 =6\r
+.equ PINA5 =5\r
+.equ PINA4 =4\r
+.equ PINA3 =3\r
+.equ PINA2 =2\r
+.equ PINA1 =1\r
+.equ PINA0 =0\r
+\r
+;PORTB\r
+.equ PB7 =7\r
+.equ PB6 =6\r
+.equ PB5 =5\r
+.equ PB4 =4\r
+.equ PB3 =3\r
+.equ PB2 =2\r
+.equ PB1 =1\r
+.equ PB0 =0\r
+\r
+;DDRB\r
+.equ DDB7 =7\r
+.equ DDB6 =6\r
+.equ DDB5 =5\r
+.equ DDB4 =4\r
+.equ DDB3 =3\r
+.equ DDB2 =2\r
+.equ DDB1 =1\r
+.equ DDB0 =0\r
+\r
+;PINB\r
+.equ PINB7 =7\r
+.equ PINB6 =6\r
+.equ PINB5 =5\r
+.equ PINB4 =4\r
+.equ PINB3 =3\r
+.equ PINB2 =2\r
+.equ PINB1 =1\r
+.equ PINB0 =0\r
+\r
+;PORTC\r
+.equ PC7 =7\r
+.equ PC6 =6\r
+.equ PC5 =5\r
+.equ PC4 =4\r
+.equ PC3 =3\r
+.equ PC2 =2\r
+.equ PC1 =1\r
+.equ PC0 =0\r
+\r
+;DDRC\r
+.equ DDC7 =7\r
+.equ DDC6 =6\r
+.equ DDC5 =5\r
+.equ DDC4 =4\r
+.equ DDC3 =3\r
+.equ DDC2 =2\r
+.equ DDC1 =1\r
+.equ DDC0 =0\r
+\r
+;PINC\r
+.equ PINC7 =7\r
+.equ PINC6 =6\r
+.equ PINC5 =5\r
+.equ PINC4 =4\r
+.equ PINC3 =3\r
+.equ PINC2 =2\r
+.equ PINC1 =1\r
+.equ PINC0 =0\r
+\r
+;PORTD\r
+.equ PD7 =7\r
+.equ PD6 =6\r
+.equ PD5 =5\r
+.equ PD4 =4\r
+.equ PD3 =3\r
+.equ PD2 =2\r
+.equ PD1 =1\r
+.equ PD0 =0\r
+\r
+;DDRD\r
+.equ DDD7 =7\r
+.equ DDD6 =6\r
+.equ DDD5 =5\r
+.equ DDD4 =4\r
+.equ DDD3 =3\r
+.equ DDD2 =2\r
+.equ DDD1 =1\r
+.equ DDD0 =0\r
+\r
+;PIND\r
+.equ PIND7 =7\r
+.equ PIND6 =6\r
+.equ PIND5 =5\r
+.equ PIND4 =4\r
+.equ PIND3 =3\r
+.equ PIND2 =2\r
+.equ PIND1 =1\r
+.equ PIND0 =0\r
+\r
+;PORTE\r
+.equ PE2 =2\r
+.equ PE1 =1\r
+.equ PE0 =0\r
+\r
+;DDRE\r
+.equ DDE2 =2\r
+.equ DDE1 =1\r
+.equ DDE0 =0\r
+\r
+;PINE\r
+.equ PINE2 =2\r
+.equ PINE1 =1\r
+.equ PINE0 =0\r
+\r
+; USR (for compatibility with s8515)\r
+.equ RXC =7\r
+.equ TXC =6\r
+.equ UDRE =5\r
+.equ FE =4\r
+.equ OR =3\r
+.equ U2X =1\r
+\r
+;UCSR0A\r
+.equ RXC0 =7\r
+.equ TXC0 =6\r
+.equ UDRE0 =5\r
+.equ FE0 =4\r
+.equ OR0 =3\r
+.equ U2X0 =1\r
+.equ MPCM0 =0\r
+\r
+;UCSR1A\r
+.equ RXC1 =7\r
+.equ TXC1 =6\r
+.equ UDRE1 =5\r
+.equ FE1 =4\r
+.equ OR1 =3\r
+.equ U2X1 =1\r
+.equ MPCM1 =0\r
+\r
+; SPCR\r
+.equ SPIE =7\r
+.equ SPE =6\r
+.equ DORD =5\r
+.equ MSTR =4\r
+.equ CPOL =3\r
+.equ CPHA =2\r
+.equ SPR1 =1\r
+.equ SPR0 =0\r
+\r
+; SPSR\r
+.equ SPIF =7\r
+.equ WCOL =6\r
+.equ SPI2X =0\r
+\r
+; UCR (for compatibility with s8515)\r
+.equ RXCIE =7\r
+.equ TXCIE =6\r
+.equ UDRIE =5\r
+.equ RXEN =4\r
+.equ TXEN =3\r
+.equ CHR9 =2\r
+.equ RXB8 =1\r
+.equ TXB8 =0\r
+\r
+; UCSR0B\r
+.equ RXCIE0 =7\r
+.equ TXCIE0 =6\r
+.equ UDRIE0 =5\r
+.equ RXEN0 =4\r
+.equ TXEN0 =3\r
+.equ CHR90 =2\r
+.equ RXB80 =1\r
+.equ TXB80 =0\r
+\r
+; UCSR1B\r
+.equ RXCIE1 =7\r
+.equ TXCIE1 =6\r
+.equ UDRIE1 =5\r
+.equ RXEN1 =4\r
+.equ TXEN1 =3\r
+.equ CHR91 =2\r
+.equ RXB81 =1\r
+.equ TXB81 =0\r
+\r
+;ACSR\r
+.equ ACD =7\r
+.equ AINBG =6\r
+.equ ACO =5\r
+.equ ACI =4\r
+.equ ACIE =3\r
+.equ ACIC =2\r
+.equ ACIS1 =1\r
+.equ ACIS0 =0\r
+\r
+; Boot loader Lock bit\r
+.equ BLB12 =5\r
+.equ BLB11 =4\r
+.equ BLB02 =3\r
+.equ BLB01 =2\r
+\r
+;X,Y,Z pointer\r
+.def XL =r26\r
+.def XH =r27\r
+.def YL =r28\r
+.def YH =r29\r
+.def ZL =r30\r
+.def ZH =r31\r
+\r
+.equ FLASHEND =$1FFF\r
+.equ E2END =$1FF\r
+.equ RAMEND =$45F\r
+.equ XRAMEND =$FFFF\r
+\r
+.equ BOOTSTART =$1E00\r
+\r
+.equ INT0addr =$002 ;External Interrupt0 Vector Address\r
+.equ INT1addr =$004 ;External Interrupt1 Vector Address\r
+.equ INT2addr =$006 ;External Interrupt1 Vector Address\r
+.equ CMP2addr =$008 ;Input Capture1 Interrupt Vector Address\r
+.equ OVF2addr =$00a ;Overflow1 Interrupt Vector Address\r
+.equ ICP1addr =$00c ;Input Capture1 Interrupt Vector Address\r
+.equ OC1Aaddr =$00e ;Output Compare1A Interrupt Vector Address\r
+.equ OC1Baddr =$010 ;Output Compare1B Interrupt Vector Address\r
+.equ OVF1addr =$012 ;Overflow1 Interrupt Vector Address\r
+.equ CMP0addr =$014 ;Overflow1 Interrupt Vector Address\r
+.equ OVF0addr =$016 ;Overflow0 Interrupt Vector Address\r
+.equ SPIaddr =$018 ;SPI Interrupt Vector Address\r
+.equ URXC0addr =$01a ;UART Receive Complete Interrupt Vector Address\r
+.equ URXC1addr =$01c ;UART Receive Complete Interrupt Vector Address\r
+.equ UDRE0addr =$01e ;UART Data Register Empty Interrupt Vector Address\r
+.equ UDRE1addr =$020 ;UART Data Register Empty Interrupt Vector Address\r
+.equ UTXC0addr =$022 ;UART Transmit Complete Interrupt Vector Address\r
+.equ UTXC1addr =$024 ;UART Transmit Complete Interrupt Vector Address\r
+.equ EERDYaddr =$026 ;UART Transmit Complete Interrupt Vector Address\r
+.equ ACIaddr =$028 ;Analog Comparator Interrupt Vector Address\r
+\r
+;for compatibility with s8515\r
+.equ URXCaddr =$01a ;UART Receive Complete Interrupt Vector Address\r
+.equ UDREaddr =$01e ;UART Data Register Empty Interrupt Vector Address\r
+.equ UTXCaddr =$022 ;UART Transmit Complete Interrupt Vector Address\r
projects / my-code / atmel.git / blobdiff