--- /dev/null
+;***************************************************************************\r
+;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y\r
+;* \r
+;* Number :AVR000\r
+;* File Name :"m103def.inc"\r
+;* Title :Register/Bit Definitions for the ATmega103\r
+;* Date :99.01.28\r
+;* Version :1.30\r
+;* Support telephone :+47 72 88 43 88 (ATMEL Norway)\r
+;* Support fax :+47 72 88 43 99 (ATMEL Norway)\r
+;* Support E-mail :avr@atmel.com\r
+;* Target MCU :ATmega103\r
+;*\r
+;* DESCRIPTION\r
+;* When including this file in the assembly program file, all I/O register \r
+;* names and I/O register bit names appearing in the data book can be used.\r
+;* In addition, the six registers forming the three data pointers X, Y and\r
+;* Z have been assigned names XL - ZH. Highest RAM address for Internal \r
+;* SRAM is also defined \r
+;*\r
+;* The Register names are represented by their hexadecimal address.\r
+;* \r
+;* The Register Bit names are represented by their bit number (0-7).\r
+;* \r
+;* Please observe the difference in using the bit names with instructions\r
+;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc" \r
+;* (skip if bit in register set/cleared). The following example illustrates\r
+;* this:\r
+;* \r
+;* in r16,PORTB ;read PORTB latch\r
+;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)\r
+;* out PORTB,r16 ;output to PORTB\r
+;*\r
+;* in r16,TIFR ;read the Timer Interrupt Flag Register\r
+;* sbrc r16,TOV0 ;test the overflow flag (use bit#)\r
+;* rjmp TOV0_is_set ;jump if set\r
+;* ... ;otherwise do something else\r
+;***************************************************************************\r
+\r
+;***** Specify Device\r
+.device ATmega103\r
+\r
+;***** I/O Register Definitions\r
+.equ SREG =$3f\r
+.equ SPH =$3e\r
+.equ SPL =$3d\r
+.equ XDIV =$3c\r
+.equ RAMPZ =$3b\r
+.equ EICR =$3a\r
+.equ EIMSK =$39\r
+.equ EIFR =$38\r
+.equ TIMSK =$37\r
+.equ TIFR =$36\r
+.equ MCUCR =$35\r
+.equ MCUSR =$34\r
+\r
+.equ TCCR0 =$33\r
+.equ TCNT0 =$32\r
+.equ OCR0 =$31\r
+.equ ASSR0 =$30\r
+\r
+.equ TCCR1A =$2f\r
+.equ TCCR1B =$2e\r
+.equ TCNT1H =$2d\r
+.equ TCNT1L =$2c\r
+.equ OCR1AH =$2b\r
+.equ OCR1AL =$2a\r
+.equ OCR1BH =$29\r
+.equ OCR1BL =$28\r
+.equ ICR1H =$27\r
+.equ ICR1L =$26\r
+\r
+.equ TCCR2 =$25\r
+.equ TCNT2 =$24\r
+.equ OCR2 =$23\r
+.equ WDTCR =$21\r
+\r
+.equ EEARH =$1f\r
+.equ EEARL =$1e\r
+.equ EEDR =$1d\r
+.equ EECR =$1c\r
+\r
+.equ PORTA =$1b\r
+.equ DDRA =$1a\r
+.equ PINA =$19\r
+.equ PORTB =$18\r
+.equ DDRB =$17\r
+.equ PINB =$16\r
+.equ PORTC =$15\r
+.equ PORTD =$12\r
+.equ DDRD =$11\r
+.equ PIND =$10\r
+\r
+.equ SPDR =$0f\r
+.equ SPSR =$0e\r
+.equ SPCR =$0d\r
+.equ UDR =$0c\r
+.equ USR =$0b\r
+.equ UCR =$0a\r
+.equ UBRR =$09\r
+.equ ACSR =$08\r
+.equ ADMUX =$07\r
+.equ ADCSR =$06\r
+.equ ADCH =$05\r
+.equ ADCL =$04\r
+.equ PORTE =$03\r
+.equ DDRE =$02\r
+.equ PINE =$01\r
+.equ PINF =$00\r
+\r
+;***** Bit Definitions\r
+\r
+.equ RAMPZ0 =0\r
+\r
+.equ SRE =7\r
+.equ SRW =6\r
+.equ SE =5\r
+.equ SM1 =4\r
+.equ SM0 =3\r
+\r
+.equ XDIVEN =7\r
+.equ XDIV6 =6\r
+.equ XDIV5 =5\r
+.equ XDIV4 =4\r
+.equ XDIV3 =3\r
+.equ XDIV2 =2\r
+.equ XDIV1 =1\r
+.equ XDIV0 =0\r
+\r
+.equ EXTRF =1\r
+.equ PORF =0\r
+\r
+.equ INT7 =7\r
+.equ INT6 =6\r
+.equ INT5 =5\r
+.equ INT4 =4\r
+.equ INT3 =3\r
+.equ INT2 =2\r
+.equ INT1 =1\r
+.equ INT0 =0\r
+\r
+.equ INTF7 =7\r
+.equ INTF6 =6\r
+.equ INTF5 =5\r
+.equ INTF4 =4\r
+\r
+.equ ISC71 =7\r
+.equ ISC70 =6\r
+.equ ISC61 =5\r
+.equ ISC60 =4\r
+.equ ISC51 =3\r
+.equ ISC50 =2\r
+.equ ISC41 =1\r
+.equ ISC40 =0\r
+\r
+.equ OCIE2 =7\r
+.equ TOIE2 =6\r
+.equ TICIE1 =5\r
+.equ OCIE1A =4\r
+.equ OCIE1B =3\r
+.equ TOIE1 =2\r
+.equ OCIE0 =1\r
+.equ TOIE0 =0\r
+\r
+.equ OCF2 =7\r
+.equ TOV2 =6\r
+.equ ICF1 =5\r
+.equ OCF1A =4\r
+.equ OCF1B =3\r
+.equ TOV1 =2\r
+.equ OCF0 =1\r
+.equ TOV0 =0\r
+\r
+.equ PWM0 =6\r
+.equ COM01 =5\r
+.equ COM00 =4\r
+.equ CTC0 =3\r
+.equ CS02 =2\r
+.equ CS01 =1\r
+.equ CS00 =0\r
+\r
+.equ PWM2 =6\r
+.equ COM21 =5\r
+.equ COM20 =4\r
+.equ CTC2 =3\r
+.equ CS22 =2\r
+.equ CS21 =1\r
+.equ CS20 =0\r
+\r
+.equ AS0 =3\r
+.equ TCN0UB =2\r
+.equ OCR0UB =1\r
+.equ TCR0UB =0\r
+\r
+.equ COM1A1 =7\r
+.equ COM1A0 =6\r
+.equ COM1B1 =5\r
+.equ COM1B0 =4\r
+.equ PWM11 =1\r
+.equ PWM10 =0\r
+\r
+.equ ICNC1 =7\r
+.equ ICES1 =6\r
+.equ CTC1 =3\r
+.equ CS12 =2\r
+.equ CS11 =1\r
+.equ CS10 =0\r
+\r
+.equ WDTOE =4\r
+.equ WDE =3\r
+.equ WDP2 =2\r
+.equ WDP1 =1\r
+.equ WDP0 =0\r
+\r
+.equ EERIE =3\r
+.equ EEMWE =2\r
+.equ EEWE =1\r
+.equ EERE =0\r
+\r
+.equ PA7 =7\r
+.equ PA6 =6\r
+.equ PA5 =5\r
+.equ PA4 =4\r
+.equ PA3 =3\r
+.equ PA2 =2\r
+.equ PA1 =1\r
+.equ PA0 =0\r
+\r
+.equ PINA7 =7\r
+.equ PINA6 =6\r
+.equ PINA5 =5\r
+.equ PINA4 =4\r
+.equ PINA3 =3\r
+.equ PINA2 =2\r
+.equ PINA1 =1\r
+.equ PINA0 =0\r
+\r
+.equ DDA7 =7\r
+.equ DDA6 =6\r
+.equ DDA5 =5\r
+.equ DDA4 =4\r
+.equ DDA3 =3\r
+.equ DDA2 =2\r
+.equ DDA1 =1\r
+.equ DDA0 =0\r
+\r
+.equ PB7 =7\r
+.equ PB6 =6\r
+.equ PB5 =5\r
+.equ PB4 =4\r
+.equ PB3 =3\r
+.equ PB2 =2\r
+.equ PB1 =1\r
+.equ PB0 =0\r
+\r
+.equ DDB7 =7\r
+.equ DDB6 =6\r
+.equ DDB5 =5\r
+.equ DDB4 =4\r
+.equ DDB3 =3\r
+.equ DDB2 =2\r
+.equ DDB1 =1\r
+.equ DDB0 =0\r
+\r
+.equ PINB7 =7\r
+.equ PINB6 =6\r
+.equ PINB5 =5\r
+.equ PINB4 =4\r
+.equ PINB3 =3\r
+.equ PINB2 =2\r
+.equ PINB1 =1\r
+.equ PINB0 =0\r
+\r
+.equ PC7 =7\r
+.equ PC6 =6\r
+.equ PC5 =5\r
+.equ PC4 =4\r
+.equ PC3 =3\r
+.equ PC2 =2\r
+.equ PC1 =1\r
+.equ PC0 =0\r
+\r
+.equ PD7 =7\r
+.equ PD6 =6\r
+.equ PD5 =5\r
+.equ PD4 =4\r
+.equ PD3 =3\r
+.equ PD2 =2\r
+.equ PD1 =1\r
+.equ PD0 =0\r
+\r
+.equ DDD7 =7\r
+.equ DDD6 =6\r
+.equ DDD5 =5\r
+.equ DDD4 =4\r
+.equ DDD3 =3\r
+.equ DDD2 =2\r
+.equ DDD1 =1\r
+.equ DDD0 =0\r
+\r
+.equ PIND7 =7\r
+.equ PIND6 =6\r
+.equ PIND5 =5\r
+.equ PIND4 =4\r
+.equ PIND3 =3\r
+.equ PIND2 =2\r
+.equ PIND1 =1\r
+.equ PIND0 =0\r
+\r
+.equ PE7 =7\r
+.equ PE6 =6\r
+.equ PE5 =5\r
+.equ PE4 =4\r
+.equ PE3 =3\r
+.equ PE2 =2\r
+.equ PE1 =1\r
+.equ PE0 =0\r
+\r
+.equ DDE7 =7\r
+.equ DDE6 =6\r
+.equ DDE5 =5\r
+.equ DDE4 =4\r
+.equ DDE3 =3\r
+.equ DDE2 =2\r
+.equ DDE1 =1\r
+.equ DDE0 =0\r
+\r
+.equ PINE7 =7\r
+.equ PINE6 =6\r
+.equ PINE5 =5\r
+.equ PINE4 =4\r
+.equ PINE3 =3\r
+.equ PINE2 =2\r
+.equ PINE1 =1\r
+.equ PINE0 =0\r
+\r
+.Equ PINF7 =7\r
+.Equ PINF6 =6\r
+.Equ PINF5 =5\r
+.Equ PINF4 =4\r
+.Equ PINF3 =3\r
+.Equ PINF2 =2\r
+.Equ PINF1 =1\r
+.Equ PINF0 =0\r
+\r
+.equ SPIE =7\r
+.equ SPE =6\r
+.equ DORD =5\r
+.equ MSTR =4\r
+.equ CPOL =3\r
+.equ CPHA =2\r
+.equ SPR1 =1\r
+.equ SPR0 =0\r
+\r
+.equ SPIF =7\r
+.equ WCOL =6\r
+\r
+.equ RXC =7\r
+.equ TXC =6\r
+.equ UDRE =5\r
+.equ FE =4\r
+.equ OR =3\r
+\r
+.equ RXCIE =7\r
+.equ TXCIE =6\r
+.equ UDRIE =5\r
+.equ RXEN =4\r
+.equ TXEN =3\r
+.equ CHR9 =2\r
+.equ RXB8 =1\r
+.equ TXB8 =0\r
+\r
+.equ ACD =7\r
+.equ ACO =5\r
+.equ ACI =4\r
+.equ ACIE =3\r
+.equ ACIC =2\r
+.equ ACIS1 =1\r
+.equ ACIS0 =0\r
+\r
+.equ ADEN =7\r
+.equ ADSC =6\r
+.equ ADFR =5\r
+.equ ADIF =4\r
+.equ ADIE =3\r
+.equ ADPS2 =2\r
+.equ ADPS1 =1\r
+.equ ADPS0 =0\r
+\r
+.equ MUX2 =2\r
+.equ MUX1 =1\r
+.equ MUX0 =0\r
+\r
+.def XL =r26\r
+.def XH =r27\r
+.def YL =r28\r
+.def YH =r29\r
+.def ZL =r30\r
+.def ZH =r31\r
+\r
+.equ RAMEND =$0FFF ;Last On-Chip SRAM Location\r
+.equ XRAMEND =$FFFF\r
+.equ E2END =$0FFF\r
+.equ FLASHEND=$FFFF\r
+\r
+.equ INT0addr=$002 ;External Interrupt0 Vector Address\r
+.equ INT1addr=$004 ;External Interrupt1 Vector Address\r
+.equ INT2addr=$006 ;External Interrupt2 Vector Address\r
+.equ INT3addr=$008 ;External Interrupt3 Vector Address\r
+.equ INT4addr=$00a ;External Interrupt4 Vector Address\r
+.equ INT5addr=$00c ;External Interrupt5 Vector Address\r
+.equ INT6addr=$00e ;External Interrupt6 Vector Address\r
+.equ INT7addr=$010 ;External Interrupt7 Vector Address\r
+.equ OC2addr =$012 ;Output Compare2 Interrupt Vector Address\r
+.equ OVF2addr=$014 ;Overflow2 Interrupt Vector Address\r
+.equ ICP1addr=$016 ;Input Capture1 Interrupt Vector Address\r
+.equ OC1Aaddr=$018 ;Output Compare1A Interrupt Vector Address\r
+.equ OC1Baddr=$01a ;Output Compare1B Interrupt Vector Address\r
+.equ OVF1addr=$01c ;Overflow1 Interrupt Vector Address\r
+.equ OC0addr =$01e ;Output Compare0 Interrupt Vector Address\r
+.equ OVF0addr=$020 ;Overflow0 Interrupt Vector Address\r
+.equ SPIaddr =$022 ;SPI Interrupt Vector Address\r
+.equ URXCaddr=$024 ;UART Receive Complete Interrupt Vector Address\r
+.equ UDREaddr=$026 ;UART Data Register Empty Interrupt Vector Address\r
+.equ UTXCaddr=$028 ;UART Transmit Complete Interrupt Vector Address\r
+.equ ADCCaddr=$02a ;ADC Conversion Complete Handle\r
+.equ EEWRaddr=$02c ;EEPROM Write Complete Handle\r
+.equ ACIaddr =$02e ;Analog Comparator Interrupt Vector Address\r
+\r
projects / my-code / atmel.git / blobdiff