--- /dev/null
+;***************************************************************************\r
+;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y\r
+;* \r
+;* Number :AVR000\r
+;* File Name :"2313def.inc"\r
+;* Title :Register/Bit Definitions for the AT90S2313\r
+;* Date :99.01.28\r
+;* Version :1.30\r
+;* Support telephone :+47 72 88 43 88 (ATMEL Norway)\r
+;* Support fax :+47 72 88 43 99 (ATMEL Norway)\r
+;* Support E-Mail :avr@atmel.com\r
+;* Target MCU :AT90S2313\r
+;*\r
+;* DESCRIPTION\r
+;* When including this file in the assembly program file, all I/O register\r
+;* names and I/O register bit names appearing in the data book can be used.\r
+;* \r
+;* The Register names are represented by their hexadecimal addresses.\r
+;* \r
+;* The Register Bit names are represented by their bit number (0-7).\r
+;* \r
+;* Please observe the difference in using the bit names with instructions\r
+;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc" \r
+;* (skip if bit in register set/cleared). The following example illustrates\r
+;* this:\r
+;* \r
+;* in r16,PORTB ;read PORTB latch\r
+;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)\r
+;* out PORTB,r16 ;output to PORTB\r
+;*\r
+;* in r16,TIFR ;read the Timer Interrupt Flag Register\r
+;* sbrc r16,TOV0 ;test the overflow flag (use bit#)\r
+;* rjmp TOV0_is_set ;jump if set\r
+;* ... ;otherwise do something else\r
+;***************************************************************************\r
+\r
+;***** Specify Device\r
+.device AT90S2313\r
+\r
+;***** I/O Register Definitions\r
+.equ SREG =$3f\r
+.equ SPL =$3d\r
+.equ GIMSK =$3b\r
+.equ GIFR =$3a\r
+.equ TIMSK =$39\r
+.equ TIFR =$38\r
+.equ MCUCR =$35\r
+.equ TCCR0 =$33\r
+.equ TCNT0 =$32\r
+.equ TCCR1A =$2f\r
+.equ TCCR1B =$2e\r
+.equ TCNT1H =$2d\r
+.equ TCNT1L =$2c\r
+.equ OCR1AH =$2b\r
+.equ OCR1AL =$2a\r
+.equ ICR1H =$25\r
+.equ ICR1L =$24\r
+.equ WDTCR =$21\r
+.equ EEAR =$1e\r
+.equ EEARL =$1e\r
+.equ EEDR =$1d\r
+.equ EECR =$1c\r
+.equ PORTB =$18\r
+.equ DDRB =$17\r
+.equ PINB =$16\r
+.equ PORTD =$12\r
+.equ DDRD =$11\r
+.equ PIND =$10\r
+.equ UDR =$0c\r
+.equ USR =$0b\r
+.equ UCR =$0a\r
+.equ UBRR =$09\r
+.equ ACSR =$08\r
+\r
+\r
+;***** Bit Definitions\r
+.equ SP7 =7\r
+.equ SP6 =6\r
+.equ SP5 =5\r
+.equ SP4 =4\r
+.equ SP3 =3\r
+.equ SP2 =2\r
+.equ SP1 =1\r
+.equ SP0 =0\r
+\r
+.equ INT1 =7\r
+.equ INT0 =6\r
+\r
+.equ INTF1 =7\r
+.equ INTF0 =6\r
+\r
+.equ TOIE1 =7\r
+.equ OCIE1A =6\r
+.equ TICIE =3\r
+.equ TOIE0 =1\r
+\r
+.equ TOV1 =7\r
+.equ OCF1A =6\r
+.equ ICF1 =3\r
+.equ TOV0 =1\r
+\r
+.equ SE =5\r
+.equ SM =4\r
+.equ ISC11 =3\r
+.equ ISC10 =2\r
+.equ ISC01 =1\r
+.equ ISC00 =0\r
+\r
+.equ CS02 =2\r
+.equ CS01 =1\r
+.equ CS00 =0\r
+\r
+.equ COM1A1 =7\r
+.equ COM1A0 =6\r
+.equ PWM11 =1\r
+.equ PWM10 =0\r
+\r
+.equ ICNC1 =7\r
+.equ ICES1 =6\r
+.equ CTC1 =3\r
+.equ CS12 =2\r
+.equ CS11 =1\r
+.equ CS10 =0\r
+\r
+.equ WDTOE =4\r
+.equ WDE =3\r
+.equ WDP2 =2\r
+.equ WDP1 =1\r
+.equ WDP0 =0\r
+\r
+.equ EEMWE =2\r
+.equ EEWE =1\r
+.equ EERE =0\r
+\r
+.equ PB7 =7\r
+.equ PB6 =6\r
+.equ PB5 =5\r
+.equ PB4 =4\r
+.equ PB3 =3\r
+.equ PB2 =2\r
+.equ PB1 =1\r
+.equ PB0 =0\r
+\r
+.equ DDB7 =7\r
+.equ DDB6 =6\r
+.equ DDB5 =5\r
+.equ DDB4 =4\r
+.equ DDB3 =3\r
+.equ DDB2 =2\r
+.equ DDB1 =1\r
+.equ DDB0 =0\r
+\r
+.equ PINB7 =7\r
+.equ PINB6 =6\r
+.equ PINB5 =5\r
+.equ PINB4 =4\r
+.equ PINB3 =3\r
+.equ PINB2 =2\r
+.equ PINB1 =1\r
+.equ PINB0 =0\r
+\r
+.equ PD6 =6\r
+.equ PD5 =5\r
+.equ PD4 =4\r
+.equ PD3 =3\r
+.equ PD2 =2\r
+.equ PD1 =1\r
+.equ PD0 =0\r
+\r
+.equ DDD6 =6\r
+.equ DDD5 =5\r
+.equ DDD4 =4\r
+.equ DDD3 =3\r
+.equ DDD2 =2\r
+.equ DDD1 =1\r
+.equ DDD0 =0\r
+\r
+.equ PIND6 =6\r
+.equ PIND5 =5\r
+.equ PIND4 =4\r
+.equ PIND3 =3\r
+.equ PIND2 =2\r
+.equ PIND1 =1\r
+.equ PIND0 =0\r
+\r
+.equ RXC =7\r
+.equ TXC =6\r
+.equ UDRE =5\r
+.equ FE =4\r
+.equ OR =3\r
+\r
+.equ RXCIE =7\r
+.equ TXCIE =6\r
+.equ UDRIE =5\r
+.equ RXEN =4\r
+.equ TXEN =3\r
+.equ CHR9 =2\r
+.equ RXB8 =1\r
+.equ TXB8 =0\r
+\r
+.equ ACD =7\r
+.equ ACO =5\r
+.equ ACI =4\r
+.equ ACIE =3\r
+.equ ACIC =2\r
+.equ ACIS1 =1\r
+.equ ACIS0 =0\r
+\r
+.def XL =r26\r
+.def XH =r27\r
+.def YL =r28\r
+.def YH =r29\r
+.def ZL =r30\r
+.def ZH =r31\r
+\r
+.equ RAMEND =$DF ;Last On-Chip SRAM Location\r
+.equ XRAMEND =$DF\r
+.equ E2END =$7F\r
+.equ FLASHEND=$3FF\r
+\r
+\r
+.equ INT0addr=$001 ;External Interrupt0 Vector Address\r
+.equ INT1addr=$002 ;External Interrupt1 Vector Address\r
+.equ ICP1addr=$003 ;Input Capture1 Interrupt Vector Address\r
+.equ OC1addr =$004 ;Output Compare1 Interrupt Vector Address\r
+.equ OVF1addr=$005 ;Overflow1 Interrupt Vector Address\r
+.equ OVF0addr=$006 ;Overflow0 Interrupt Vector Address\r
+.equ URXCaddr=$007 ;UART Receive Complete Interrupt Vector Address\r
+.equ UDREaddr=$008 ;UART Data Register Empty Interrupt Vector Address\r
+.equ UTXCaddr=$009 ;UART Transmit Complete Interrupt Vector Address\r
+.equ ACIaddr =$00a ;Analog Comparator Interrupt Vector Address\r
+\r