1 ;***************************************************************************
\r
2 ;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y
\r
5 ;* File Name :"8515def.inc"
\r
6 ;* Title :Register/Bit Definitions for the AT90S8515
\r
9 ;* Support telephone :+47 72 88 43 88 (ATMEL Norway)
\r
10 ;* Support fax :+47 72 88 43 99 (ATMEL Norway)
\r
11 ;* Support E-mail :avr@atmel.com
\r
12 ;* Target MCU :AT90S8515
\r
15 ;* When including this file in the assembly program file, all I/O register
\r
16 ;* names and I/O register bit names appearing in the data book can be used.
\r
17 ;* In addition, the six registers forming the three data pointers X, Y and
\r
18 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal
\r
19 ;* SRAM is also defined
\r
21 ;* The Register names are represented by their hexadecimal address.
\r
23 ;* The Register Bit names are represented by their bit number (0-7).
\r
25 ;* Please observe the difference in using the bit names with instructions
\r
26 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
\r
27 ;* (skip if bit in register set/cleared). The following example illustrates
\r
30 ;* in r16,PORTB ;read PORTB latch
\r
31 ;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
\r
32 ;* out PORTB,r16 ;output to PORTB
\r
34 ;* in r16,TIFR ;read the Timer Interrupt Flag Register
\r
35 ;* sbrc r16,TOV0 ;test the overflow flag (use bit#)
\r
36 ;* rjmp TOV0_is_set ;jump if set
\r
37 ;* ... ;otherwise do something else
\r
38 ;***************************************************************************
\r
40 ;***** Specify Device
\r
43 ;***** I/O Register Definitions
\r
90 ;***** Bit Definitions
\r
323 .equ RAMEND =$25F ;Last On-Chip SRAM Location
\r
324 .equ XRAMEND =$FFFF
\r
329 .equ INT0addr=$001 ;External Interrupt0 Vector Address
\r
330 .equ INT1addr=$002 ;External Interrupt1 Vector Address
\r
331 .equ ICP1addr=$003 ;Input Capture1 Interrupt Vector Address
\r
332 .equ OC1Aaddr=$004 ;Output Compare1A Interrupt Vector Address
\r
333 .equ OC1Baddr=$005 ;Output Compare1B Interrupt Vector Address
\r
334 .equ OVF1addr=$006 ;Overflow1 Interrupt Vector Address
\r
335 .equ OVF0addr=$007 ;Overflow0 Interrupt Vector Address
\r
336 .equ SPIaddr =$008 ;SPI Interrupt Vector Address
\r
337 .equ URXCaddr=$009 ;UART Receive Complete Interrupt Vector Address
\r
338 .equ UDREaddr=$00a ;UART Data Register Empty Interrupt Vector Address
\r
339 .equ UTXCaddr=$00b ;UART Transmit Complete Interrupt Vector Address
\r
340 .equ ACIaddr =$00c ;Analog Comparator Interrupt Vector Address
\r